Agnisys, Inc., a leader in design and verification automation solutions, is pleased to announce that iCatch Technology, a global innovator in intelligent imaging and AI-driven chip design and services, has selected IDS-Integrate to enhance its system-on-chip (SoC) design, verification, assembly and packaging processes.
Also Read: The Agentic AI Revolution: Top 5 Must-Have Agents for Telcos in 2025
IDS-Integrate is a comprehensive solution designed to automate the assembly of complex SoC designs by integrating numerous intellectual property (IP) blocks, including RTL, IP-XACT, and SystemRDL components, into a cohesive top-level design. The tool employs artificial intelligence to intelligently stitch IPs using multiple types of interconnects, thereby maintaining interconnect integrity even as specifications evolve.
Eugin Liu, R&D vice president of iCatch Technology stated, “Integrating IDS-Integrate into our design workflow allows us to automate complex SoC assembly tasks, reducing manual errors and accelerating our development timeline. This aligns with our commitment to delivering high-performance, cost-effective solutions to our customers–particularly in the development of our ThetaEyeTM AI solution SoC through our Vision-ASIC design services model.”
Anupam Bakshi, CEO of Agnisys, commented, “We are excited to collaborate with iCatch Technology as they use IDS-Integrate for their SoC development. Our solution is designed to address the complexities of modern chip design, and we look forward to supporting iCatch Technology in achieving their innovation goals.”
Also Read: Why Cybersecurity-as-a-Service is the Future for MSPs and SaaS Providers
By implementing IDS-Integrate, iCatch Technology aims to:
● Enhance Productivity: Automate the interconnection of design blocks, reducing manual coding errors and accelerating development cycles using IDS-Integrate features like Automated Assembly & Packaging, Intelligent Interconnect Stitching and Hierarchy Management through its extensive API support in Python3, TCL, JAVA and C++.
● Ensure Design Integrity: Automatically generate RTL components such as bus multiplexers, aggregators, and protocol bridges, ensuring correct-by-construction designs. IDS-Integrate allows managing all SoC/IP related data including interconnects, SystemVerilog, UPF, SDC, CDC, and registers within a single platform.
● Facilitate Specification Compliance: Maintain interconnect integrity automatically as design specifications change, reducing the risk of errors during the integration phase. Import data from formats such as XML, SystemRDL and Excel to generate tailored SoC collateral, including documentations, testbenches, assertions, and SystemC models.
[To share your insights with us as part of editorial or sponsored content, please write to psen@itechseries.com]
