CIO Influence
CIO Influence News Computing Datacentre Machine Learning

Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI

Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI

Arteris_logo_bk_org_rgb.png

Pre-verified reference platform supports the acceleration of RISC-V-based SoC designs with mutual customers

Arteris, Inc. a leading provider of system IP which accelerates system-on-chip (SoC) creation and MIPS, a leading provider of efficient and configurable compute core IP, today announced a partnership to provide a pre-verified reference platform to support mutual customers. The creation of this pre-verified reference platform is designed to shorten development cycles and reduce risk for RISC-V-based chip designs for automotive, enterprise computing and edge AI applications.

Also Read:Taiko Enables Multiple ZK Proofs on Mainnet for Enhanced Security

Arteris network-on-chip IP technology provides on-die or on-chip connectivity, supporting both homogeneous and heterogeneous architectures, and can simultaneously handle AMBA ACE and CHI protocols. This unique flexibility and configurability facilitate quick development and optimized RISC-V-based SoCs.

โ€œWe are pleased to work with Arteris, whose Ncore and FlexNoC IPs have been deployed by our customers. This partnership allows us to deliver a pre-verified solution that mitigates risk and accelerates our customers’ design time,โ€ said Drew Barbier, VP of product at MIPS. โ€œMany of our shared customers have successfully deployed our technologies, and this partnership enables us to better meet the demands of advanced automotive and general-purpose applications.โ€

โ€œWe are excited to support MIPS in the development of their next-generation RISC-V processor cores and support our mutual customers with this pre-verified solution,โ€ said Michal Siwinski, CMO of Arteris. โ€œThis partnership underscores our commitment to support the broader ecosystem by delivering RISC-V ready NoC interconnects that not only enhance performance and reduce SoC power, but also improve scalability for future electronic innovations.โ€

Also Read: CIO Influence Interview With Anuj Goel, CEO and Co-founder, Cyware

[To share your insights with us as part of editorial or sponsored content, please write to psen@itechseries.com]

Related posts

Harmonic Adds Google Cloud Support to VOS360 SaaS Platform

CIO Influence News Desk

Switch Completes $1.7 Billion in ABS Financing

PR Newswire

WiMi Developed Deep-Mining Backtracking Search Optimization Algorithm Guided by Collective Intelligence

PR Newswire