Paragonx Helps Improve Design Quality and Productivity for Analogx’s Ultra Low-Power Chiplet and Chip Interconnects
Diakopto announced that AnalogX has adopted ParagonXTM to dramatically speed up the development of their industry-leading AXLinkIO technology for chip-to-chip and die-to-die interconnects in process technologies ranging from 22nm to 6nm. AnalogX is a leading provider of high-end, ultra-low power SerDes IPs that drive revolutionary SoC designs for high-bandwidth applications.
Recommended ITech News: Crosslake Fibre to Transform UK and France Connectivity on PlatformDIGITAL With New CrossChannel Fibre System
ParagonX offers powerful integrated circuits (IC) analysis, debugging and optimization capabilities that enable AnalogX to push the limits of process technology to enhance the performance, power efficiency, robustness and reliability of their interconnect solutions. By providing actionable insights to quickly and easily pinpoint bottlenecks and root causes, ParagonX helps AnalogX engineers overcome the growing challenges of layout parasitics in modern FinFET processes.
Robert Wang, Co-founder and CEO of AnalogX commented, “ParagonX is a must-have for any company designing high-speed, high-precision or low-power ICs, especially in advanced manufacturing technologies. The semiconductor industry has shifted to a new era where advances in design approach, tools and methodology are needed.” He added, “ParagonX is an innovative and extremely user-friendly EDA tool with virtually no learning curve for our engineers. This helps us to optimize and enhance our designs much quicker and more reliably, leading to faster customer adoption and time-to-market for us.”
ParagonX offers a new methodology that treats parasitics as a first-order design parameter. It is orders of magnitude faster than other EDA solutions, and offers deep insight to help engineers quickly find the few critical parasitic elements (out of thousands, millions, or billions) that are responsible for bottlenecks, choke points and weak areas. This reduces parasitics-related IC debugging and optimization time from days or weeks to minutes or hours, which is especially valuable during the tapeout phase.
Recommended ITech News: Eliassen Group Expands West-Coast Presence with Acquisition of Rooster Park
Maxim Ershov, Diakopto co-founder, CEO and CTO commented, “We are excited to welcome AnalogX to our global family of ParagonX users, and we are pleased to be working with such an innovative team.” He added, “ParagonX is becoming the industry’s solution of choice for parasitics-related IC design and debugging.”
ParagonX features a robust set of tools for rapid electrical, capacitive, structural, connectivity and net-matching analysis and visualization. Information showing the most and least critical areas to be fixed are highlighted on the circuit layout, enabling designers to see where trade-offs can be made to optimize power, performance, and area.
Recommended ITech News: WiteSand Emerges From Stealth to Consolidate Siloed On-Prem Networking Tools into a Unified Cloud-Delivered Service
