CIO Influence
CIO Influence News Computing Datacentre Machine Learning

Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI

Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI

Arteris_logo_bk_org_rgb.png

Pre-verified reference platform supports the acceleration of RISC-V-based SoC designs with mutual customers

Arteris, Inc. a leading provider of system IP which accelerates system-on-chip (SoC) creation and MIPS, a leading provider of efficient and configurable compute core IP, today announced a partnership to provide a pre-verified reference platform to support mutual customers. The creation of this pre-verified reference platform is designed to shorten development cycles and reduce risk for RISC-V-based chip designs for automotive, enterprise computing and edge AI applications.

Also Read:Taiko Enables Multiple ZK Proofs on Mainnet for Enhanced Security

Arteris network-on-chip IP technology provides on-die or on-chip connectivity, supporting both homogeneous and heterogeneous architectures, and can simultaneously handle AMBA ACE and CHI protocols. This unique flexibility and configurability facilitate quick development and optimized RISC-V-based SoCs.

“We are pleased to work with Arteris, whose Ncore and FlexNoC IPs have been deployed by our customers. This partnership allows us to deliver a pre-verified solution that mitigates risk and accelerates our customers’ design time,” said Drew Barbier, VP of product at MIPS. “Many of our shared customers have successfully deployed our technologies, and this partnership enables us to better meet the demands of advanced automotive and general-purpose applications.”

“We are excited to support MIPS in the development of their next-generation RISC-V processor cores and support our mutual customers with this pre-verified solution,” said Michal Siwinski, CMO of Arteris. “This partnership underscores our commitment to support the broader ecosystem by delivering RISC-V ready NoC interconnects that not only enhance performance and reduce SoC power, but also improve scalability for future electronic innovations.”

Also Read: CIO Influence Interview With Anuj Goel, CEO and Co-founder, Cyware

[To share your insights with us as part of editorial or sponsored content, please write to psen@itechseries.com]

Related posts

WalkMe Introduces Workflow Accelerators to Eliminate Friction in Workflows

CIO Influence News Desk

Microsoft and Amazon Dominate IT Vendor Revenue and Growth Ranking

3T Software Labs integrates with Hackolade to make Data Modernisation projects easier

CIO Influence News Desk